



AEC-Q100 Qualification Report

Product Series: CA-IS3115AW-Q1

Report Version: V1.0

Reference Doc.: AEC-Q100-REV-H

Prepare	Review	Approve
胡 翥 浩	唐 冲	陈 亮

Contents

1. Overview	3
2. Part Number List.....	3
3. Production Information.....	3
3.1. Wafer information	3
3.2. Package information	3
4. Reliability Qualification Plan	4
5. Reliability Test Results.....	6
6. MTTF&FIT.....	7
7. Conclusion	7
Appendix 1: SAT Test Results.....	9

1. Overview

Reliability testing of microelectronic products is a risk mitigation process designed to ensure the service life of device in customer applications. Semiconductor wafer manufacturing process and package-level reliability can be assessed in a variety of ways and may include accelerated environmental test conditions. Chipanalog evaluates manufacturability of the device to verify a robust silicon and assembly flow to ensure continuity of supply to customers. Chipanalog qualifies new devices, significant changes, and product families based on AEC-Q100.

2. Part Number List

Package Type	Part Number
SOIC16-WB(W)	CA-IS3115AW-Q1

Note: AECQ-100 provides the guideline for the use of generic data to accelerate and streamline the qualification process. Products sharing the same major product, process and materials elements may be categorized in a product qualification family.

3. Production Information

3.1. Wafer information

Fab site	SMIC
Wafer	ZHENYUAN
Fab Process	18BCD

3.2. Package information

Assembly site	JCET
FT site	JCET
Package	SOIC16-WB(W)
Lead Frame	Cu
Bond wire	25um Au
MSL level	MSL3
Operation Temp.	Grade 1(-40°C - 125°C)

4. Reliability Qualification Plan

Test Group A-Accelerated Environment Stress Tests					
Group	Item	Refer.	Test condition	QTY	Remark
A1	PC	J-STD-020 JESD22-A113	Test @ Rm, SMD only, Moisture Preconditioning before THB/BHAST, AC/UHAST, TC, and PTC stress, MSL = 3, Peak Reflow Temp = 260°C	77 pcs*3 lots	
A2	BHAST	JESD22-A110	130°C, 85% RH, V _{cc} = 5.5V, 96 hrs (Test @ Rm/Hot)	77 pcs*3 lots	
A3	UHAST	JESD22-A101	130°C, 85% RH, 96 hrs (Test @ Rm)	77 pcs*3 lots	
A4	TC	JESD22-A104	-65°C-150°C, 500 cycles (Test @Rm/Hot)	77 pcs*3 lots	
A5	PTC	JESD22-A105	-40°C-125°C, 1000 cycles (Test @ Rm/Hot)	45 pcs*1 lot	
A6	HTSL	JESD22-A103	T _a = 150°C, 1000 hrs (Test @ Rm/Hot)	45 pcs*1 lot	
Test Group B-Accelerated Lifetime Simulation Tests					
Group	Item	Refer.	Test condition	QTY	Remark
B1	HTOL	JESD22-A108	T _a = 125°C, V _{cc} = 5.5V, 1000 hrs (Test @ Rm/Cold/Hot)	77 pcs*3 lots	
B2	ELFR	AEC-Q100-008	T _a = 125°C, V _{cc} = 5.5V, 48 hrs (Test @ Rm/Hot)	800 pcs*3 lots	
B3	EDR	AEC-Q100-005	Test @ Rm/Hot	NA	
Group C-Package Assembly Integrity Tests					
Group	Item	Refer.	Test condition	QTY	Remark
C1	WBS	AEC-Q100-001 AEC-Q003	Cpk > 1.67, T0 samples	30 bonds from 5 pcs	
C2	WBP	MIL-STD883 AEC-Q003	Cpk > 1.67, T0 samples	30 bonds from 5 pcs	
C2	WBP	MIL-STD883 AEC-Q003	0 fails, post-TC samples	30 bonds from 5 pcs	
C3	SD	J-STD-002	> 95% coverage, 8hr steam aging prior to testing	15 pcs*1 lot	
C4	PD	JESD22-B100 JESD22-B108 AEC-Q003	Cpk > 1.67	10 pcs*3 lots	
C5	SBS	AEC-Q100-010 AEC-Q003	Cpk > 1.67, 5 balls from min. of 10 devices	NA	
C6	LI	JESD22-B105	10 leads from each of 5 devices	NA	

Test Group D-Die Fabrication Reliability Tests					
Group	Item	Refer.	Test condition	QTY	Remark
D1	EM	JESD61	---	---	Done by Fab
D2	Tddb	JESD35	---	---	Done by Fab
D3	HCI	JESD60 & 28	---	---	Done by Fab
D4	BTI	JESD90	---	---	Done by Fab
D5	SM	JESD61, 87, & 202	---	---	Done by Fab
Group E-Electrical Verification Tests					
Group	Item	Refer.	Test condition	QTY	Remark
E1	TEST	per datasheet	Pre and Post Stress Electrical Test	All	
E2	HBM	AEC Q100-002	$\pm 500V$, $\pm 1KV$, $\pm 2KV$, $\pm 3KV$ (Test @ Rm/Hot)	3 pcs*1 lot	
E3	CDM	AEC-Q100-011	$\pm 250V$, $\pm 500V$, $\pm 750V$, $\pm 2KV$ (Test @ Rm/Hot)	3 pcs*1 lot	
E4	LU	AEC-Q100-004	125°C, I-trigger $\pm 200mA$ (Test @ Rm/Hot)	3 pcs*1 lot	
E5	ED	AEC-Q100 009 AEC-Q003	Test at room, cold, hot temperature	30 pcs*3 lot	
E9	EMC	SAE J1752/3	Electromagnetic Compatibility (Radiated Emissions)	1 pcs*1 lot	
E10	SC	AEC-Q100-012	/	NA	
E11	SER	JESD89-1/-2/-3	/	NA	
E12	LF	AEC-Q005	/	2 pcs*3 lots	
Group S-Special Requirement Tests					
S1	BLR-Bending	JESD22-B113	Align with customer	NA	
S2	BLR-Drop	JESD22-B11	Align with customer	NA	
S3	BLR-TC	IPC-9701	Refer test requirement	NA	
S4	BLR-Vibration	JESD22-B103	Refer test requirement	NA	

Note: Group E6, E7 and Group F are not reliability related items. Group G are not applicable to non-hermetic packaged devices.

5. Reliability Test Results

Test Group A–Accelerated Environment Stress Test (SOIC16-WB)					
Group	Item	Test Condition	QTY	Lot NO.	Result
A1	PC	Test @ Rm, SMD only, Moisture Preconditioning before BHAST, UHAST, TC stress, MSL = 3, Peak Reflow Temp = 260°C	231 pcs*3 lots	2329A	Pass
				2331A	Pass
				2338A	Pass
A2	BHAST	130°C, 85% RH, V _{cc} = 5.5V 96 hrs	77 pcs*3 lots	2329A	Pass
				2331A	Pass
				2338A	Pass
A3	UHAST	130°C, 85% RH, 96 hrs	77 pcs*3 lots	2329A	Pass
				2331A	Pass
				2338A	Pass
A4	TC	-65°C-150°C, 500 cycles	77 pcs*3 lots	2329A	Pass
				2331A	Pass
				2338A	Pass
A6	HTSL	T _a = 150°C, 1000 hrs	45 pcs*1 lot	2338A	Pass
Test Group B–Accelerated Lifetime Simulation Tests					
Group	Item	Test Condition	QTY	Lot NO.	Result
B1	HTOL	T _a = 125°C, 1000 hrs, V _{cc} = 5.5V	77 pcs*3 lots	2329A	Pass
				2330A	Pass
				2331A	Pass
B2	ELFR	T _a = 125°C, 48 hrs, V _{cc} = 5.5V	800 pcs*3 lots	2329A	Pass
				2331A	Pass
				2338A	Pass
Group C–Package Assembly Integrity Tests (SOIC16-WB &SOIC14-WB)					
Group	Item	Test Condition	QTY	Lot NO.	Result
C1	WBS	Cpk > 1.67, Each bonder used, T0 samples	30 bonds from 5 pcs	2329A	Cpk=2.235
C2	WBP	Cpk > 1.67, each bonder used, T0 samples	30 bonds from 5 pcs	2331A	Cpk=2.410
C2	WBP	0 fails, Each bonder used, post-TC samples	30 bonds from 5 pcs	2331A	Cpk=2.169
C3	SD	>95% coverage, 8 hrs steam aging prior to testing	15 pcs*1 lot	2329A	Pass
C4	PD	Cpk > 1.67	10 pcs*3 lots	2329A	Pass
				2331A	Pass
				2338A	Pass
TEST GROUP D–Die Fabrication Reliability Tests					

Group	Item	Test Condition	ADDITIONAL REQUIREMENTS		
D1	EM	---	The Die Fabrication Reliability Tests are carried out by every fabrication site. The data, test method, calculations and internal criteria are available to the customer upon request.		
D2	TDDDB	---			
D3	HCI	---			
D4	NBTI	---			
D5	SM	---			
Group E-Electrical Verification Tests					
Group	Item	Test Condition	QTY	Lot NO.	Result
E1	TEST	Pre and Post Stress Electrical Test	All	All	Pass
E2	HBM	±500V, ±1KV, ±2KV, ±3KV (Test @ Rm/Hot)	3 pcs*1 lot	2329A	2
E3	CDM	±250V, ±500V, ±750V, ±2KV (Test @ Rm/Hot)	3 pcs*1 lot	2329A	C3
E4	LU	125°C, I-trigger ±200mA(Test @ Rm/Hot)t	3 pcs*1 lot	2329A	Class II A
E5	ED	Test at room, cold, hot temperature, Cpk>1.67 where applicable	30 pcs* 3lot	2329A 2330A 2331A	Pass
E9	EMC	Electromagnetic Compatibility (Radiated Emissions)	1 pcs*1 lot	2338A	Refer to AN021 report
E12	LF	SOIC16-WB	Refer to JCET SOP8 Tin Whisker report		

6. MTTF&FIT

Supporting Data (Ea = 0.7 eV, Confidence Level = 60%)							MTTF (hrs)	FIT
Test Temp.	Test Voltage	Duration	QTY	Fail QTY	Operation Temp.	Operation Voltage	2.94E+07	33.96
125°C	5.5V	1000 hrs	231	0	55°C	5.5V		
125°C	5.5V	48 hrs	2400	0	55°C	5.5V		

Note: The FIT data is generated based on Arrhenius model and voltage acceleration model.

7. Conclusion

CA-IS3115AW-Q1 series products are qualified according to AEC-Q100 standard.

Disclaimer

This information is provided to assist customers in design and development. It could change for technology innovation without notice.

The devices are shipped after passing final test. Customers are responsible to conduct sufficient engineering and additional qualification testing to determine whether a device is suitable for use in their applications.

License to customers to use the information is limited to the development of applications using the device. Apart from above, the information shall not be reproduced or displayed, and Chipanalog shall not be liable for any claims, compensation, costs, losses or liabilities arising out of the use of the information.





Trademarks



Chipanalog Inc.®、Chipanalog® are trademarks of Chipanalog.

Revision History

Revision	Change Log	Date
V1.0	Initial release	Jun, 2024

Appendix 1: SAT Test Results

Lot 1 pre-MSL	 A grid of 24 microscopic images of Lot 1 pre-MSL chips. The images are arranged in 8 rows and 3 columns. Several chips show defects, including a yellow crosshair in the 5th row, 2nd column and a pink crosshair in the 7th row, 3rd column.
Lot 1 post-MSL	 A grid of 24 microscopic images of Lot 1 post-MSL chips. The images are arranged in 8 rows and 3 columns. Several chips show defects, including a yellow crosshair in the 6th row, 3rd column and a pink crosshair in the 7th row, 2nd column.
Lot 2 pre-MSL	 A grid of 24 microscopic images of Lot 2 pre-MSL chips. The images are arranged in 8 rows and 3 columns. Several chips show defects, including a yellow crosshair in the 7th row, 3rd column and a pink crosshair in the 8th row, 2nd column.
Lot 2 post-MSL	 A grid of 24 microscopic images of Lot 2 post-MSL chips. The images are arranged in 8 rows and 3 columns. Several chips show defects, including a yellow crosshair in the 7th row, 3rd column and a pink crosshair in the 8th row, 2nd column.

	
Lot 3 pre-MSL	
Lot 3 post-MSL	