



Reliability Test Report

Product Name: CA-IF48XX

Report Version: V1.2

Prepared by Reviewed by		Approved by
胡粉洁	TENA	群亮



Contents

1.	Overv	/iew	3
2.	Part N	Number List	3
3.	Produ	ıct Information	3
	3.1.	Wafer Information	3
	3.2.	Package Information	3
4.	Reliak	oility Qualification Plan	4
	4.1.	Device Qualification Test Requirements	4
	4.2.	Nonhermetic Package Qualification Test Requirements	4
5.	Reliak	pility Test Results	5
	5.1.	Device Reliability Test Results	5
	5.2.	Package Reliability Test Results	5
6.	Concl	usion	5



1. Overview

Reliability testing of microelectronic products is a risk mitigation process designed to ensure the service life of device in customer applications. Semiconductor wafer manufacturing process and package-level reliability can be assessed in a variety of ways and may include accelerated environmental test conditions. Chipanalog evaluates manufacturability of the device to verify a robust silicon and assembly flow to ensure continuity of supply to customers. Chipanalog qualifies new devices, significant changes, and product families based on JEDEC JESD47. CA-IF48XXseries chips are packaged with the same wafer. The differences between part numbers are the package and bonding diagram. The data shown is representative of the material sets, processes, and manufacturing sites used by the device family

2. Part Number List

Package Type	Part Number
SOIC8(S)	CA-IF4888HS/CA-IF4805HS/CA-IF4820HS/CA-IF4820FS/CA-IF4850HS
DFN8(D)	CA-IF4820HD/CA-IF4820FD
MSOP8(M)	CA-IF4820HM

Note: JEDEC specification is designed to also qualify a family of similar components utilizing the same fabrication process, design rules, and similar circuits. The family qualification may also be applied to a package family where the construction is the same and only the size and number of leads differs.

3. Product Information

3.1. Wafer Information

Wafer	JUPITER
Fab Process	BCDXXX

3.2. Package Information

Assembly site	SiMAT/JCET	SiMAT/JCET	池州华宇/JCET
FT site	SiMAT/JCET	SiMAT/JCET	池州华宇/JCET
Package	SOIC8-NB	DFN8	MSOP8
Lead frame	Cu	Cu	Cu
Bond wire	20um Au	20um Au	20um Au
MSL level	MSL3	MSL3	MSL3



4. Reliability Qualification Plan

4.1. Device Qualification Test Requirements

Stress	Ref.	Abbv.	Conditions	Duration /Accept	
Electrical Parameter	JESD86	ED	Per Datasheet	Per Datasheet	
Assessment	71.3000	LD	rei Datasileet	rei Datasileet	
High Temperature	JESD22-A108,	HTOL	T _J ≥ 125°C	1000 hrs/0 Fail	
Operating Life	JESD85	HIOL	V _{CC} ≥V _{CC} max		
Human Body Model	JS-001	ESD- T 25%		Classification	
ESD	73-001	НВМ	$T_A = 25^{\circ}C$	Classification	
Charged Device	JS-002	ESD-	T _A = 25°C	Classification	
Model ESD	JS-002	CDM	1A = 25 C	Classification	
Latch-Up	JESD78	LU	Class I or Class II	Classification	

4.2. Nonhermetic Package Qualification Test Requirements

Stress	Ref.	Abbv.	Conditions	Duration /Accept
MSL Preconditioning	JESD22-A113	PC	Per appropriate MSL level per J-STD-020	Electrical Test (optional)
High Temperature Storage	JESD22-A103 & A113	HTSL	150°C, 1000 hrs	1000 hrs/0 Fail
Temperature Humidity Bias	JESD22-A101	ТНВ	85°C, 85% RH, V _{CC} max	1000 hrs/0 Fail
Highly Accelerated Temperature and Humidity Stress	JESD22-A110	HAST	130°C/110°C, 85% RH, V _{cc} =5.5V, 33.3/17.7 psia	96/264 hrs/0 Fail
Temperature Cycling	JESD22-A104	TC	-65°C to 150°C	500 cycles/0 Fail
Unbiased Temperature/Humidity	JESD22-A102	AC	121°C, 100% RH, 29.7psia	96 hrs/0 Fail
Unbiased Temperature/Humidity	JESD22-A118	UHAST	130°C/110°C, 85% RH, 33.3/17.7 psia	96/264 hrs/0 Fail
Bond Pull Strength	JESD22-B120	BPS Characterization, Pre Encapsulation		Ppk≥1.66 or Cpk≥1.33
Bond Shear	JESD22-B116	BS Characterization, Pre Encapsulation		Ppk≥1.66 or Cpk≥1.33
Solderability	M2003 JESD22-B102	SD	Characterization	95% coverage

Note: Either HAST or THB may be chosen. If THB or HAST is run, then UHAST need not be run. Autoclave is not recommended as a qualification test; Unbiased or biased HAST is the recommended stress and is required for organic substrates instead of Autoclave.



5. Reliability Test Results

5.1. Device Reliability Test Results

Stress	Condition	Duration	Sample Size	Result	Classification
ED	Per Datasheet	/	10*3 lot	Pass	/
HTOL	TA = 125°C, $V_{cc} = 5.5V$	1000 hrs	77*3 lot	Pass	/
ESD-HBM	T _A = 25°C	/	3*1 lot	Pass	Class 3B
ESD-CDM	T _A = 25°C	/	3*1 lot	Pass	Class C3
LU	T _A = 25°C	/	3*1 lot	Pass	Class I A

5.2. Package Reliability Test Results

	Package Ty	pe: SOIC8-NE	B					
Character	Caraltetan	D	Committee in the	Res	ults			
Stress	Condition	Duration	Sample size	SiMAT	JCET			
PC	MSL 3	/	231*3 lot	Pass	Pass			
HTSL	T _A = 150°C	1000 hrs	77*3 lot	Pass	Pass			
HAST	130°C, 85% RH, V _{cc} = 5.5V,33.3psia	96 hrs	77*3 lot	Pass	Pass			
TC	-65°C to 150°C	500 cycles	77*3 lot	Pass	Pass			
AC	121°C, 100% RH, 29.7psia	96 hrs	77*3 lot	Pass	Pass			
BPS	JESD22-B120	/	30 bonds/5 ea.	Pass	Pass			
BS	JESD22-B116	/	30 bonds/5 ea.	Pass	Pass			
SD	Steam aging, 245°C dipping	5s	22 leads*1 lot	Pass	Pass			
	Package	Type: DFN8						
Stress	Condition	Duration	Sample size	Results				
Suess	Condition	Duration	Sample Size	SiMAT	JCET			
PC	MSL 3	/	231*3 lot	Pass	Pass			
HTSL	$T_A = 150$ °C	1000 hrs	77*3 lot	Pass	Pass			
HAST	130°C, 85% RH, V _{cc} = 5.5V,33.3psia	96 hrs	77*3 lot	Pass	Pass			
TC	-65°C to 150°C	500 cycles	77*3 lot	Pass	Pass			
AC	121°C, 100% RH, 29.7psia	96 hrs	77*3 lot	Pass	Pass			
BPS	JESD22-B120	/	30 bonds/5 ea.	Pass	Pass			
BS	JESD22-B116	/	30 bonds/5 ea.	Pass	Pass			
SD	Steam aging, 245°C dipping	5s	22 leads*1 lot	Pass	Pass			
	Package 1	ype: MSOP8						
Stress	Condition	Duration	Sample size	Res	ults			
Ju 633	Condition	Duration	Duration	Duration	Duración 30	Janupie Size	池州华宇	JCET
PC	MSL 3	/	231*3 lot	Pass	Pass			
HTSL	T _A = 150°C	1000 hrs	77*3 lot	Pass	Pass			
HAST	130°C, 85% RH, V _{cc} = 5.5V,33.3psia	96 hrs	77*3 lot	Pass	Pass			



Shanghai Chipanalog Microelectronics Co.,LTD

TC	-65°C to 150°C	500 cycles	77*3 lot	Pass	Pass
AC	121°C, 100% RH, 29.7psia	96 hrs	77*3 lot	Pass	Pass
BPS	JESD22-B120	/	30 bonds/5 ea.	Pass	Pass
BS	JESD22-B116	/	30 bonds/5 ea.	Pass	Pass
SD	Steam aging, 245°C dipping	5s	22 leads*1 lot	Pass	Pass

6. Conclusion

CA-IF48XX series chips are qualified according to JESD47.



Disclaimer

This information is provided to assist customers in design and development. It could change for technology innovation without notice.

The devices are shipped after passing final test. Customers are responsible to conduct sufficient engineering and additional qualification testing to determine whether a device is suitable for use in their applications.

License to customers to use the information is limited to the development of applications using the device. Apart from above, the information shall not be reproduced or displayed, and Chipanalog shall not be liable for any claims, compensation, costs, losses or liabilities arising out of the use of the information.

Trademarks

Chipanalog Inc.® 、Chipanalog® are trademarks of Chipanalog.

Revision History

Revision	Change Log	Date
V1.0	Initial release	Oct, 2021
V1.1	Include MSOP8 package reliability test results of JCET	Jan, 2023
V1.2	Add package qualification lot	Mar, 2025